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Abstract. Nondeterministic parallel complexity classes are investigated using two different non- 
deterministic versions of the hardware modification machine model. Differences in the effects of 
adding nondeterminism to parallel machines can be traced to the amount of nondeterminism 
available at each time step. Nondeterministic complexity classes defined by simultaneous bounds 
on both hardware and parallel time are also examined. 
Understanding the effect of adding nondeterminism to sequential time-bounded 
machines i a central problem of computational complexity. In this paper we examine 
the effects of adding nondeterminism to time-bounded machines which are parallel, 
rather than sequential. One of the earliest results along these lines appears in [15], 
where it was shown that nondeterministic vector machines could be simulated by 
deterministic vector machines with only polynomial time loss. Since then, similar 
results have been obtained for a variety of other parallel models. In contrast o 
these, apparently different results for later parallel models were reported in [9, 19]. 
There, the authors howed that their parallel nondeterministic machines could obtain 
an exponential acceleration over sequential time. More precisely, any set which 
could be recognized in time c r~") on a nondeterministic Turing machine could be 
recognized in time O(T(n)) on the nondeterministic parallel machine. (This kind 
of exponential speedup seems unlikely in the deterministic case since it would imply 
an exponential speedup of deterministic time by space.) In this paper we discuss 
nondeterministic versions of the Hardware Modification Machine (HMM) defined 
in [4, 7], and show that the difference in the effect of adding nondeterminism to 
parallel machines can be attributed to the amount of nondeterminism available at 
each step of the computation. The main interest is in studying a single parallel 
model on which both types of result can be obtained, depending on how nondeter- 
minism is introduced. In addition, the simplicity of these proofs on the HMM model 
provides clear insight into how they are obtained, and presents results of the first 
type in a particularly strong form, in which the two different models are equivalent 
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up to a linear factor. We also discuss nondeterministic versions of the classes NC 
and SC introduced in [14, 4]. 
Other perspectives on the relationship between parallelism and nondeterminism 
are provided by Ruzzo [16], Borodin [2], and Hong [11]. The proof of Theorem 1 
below was inspired by Ruzzo's simulation of a nondeterministic vector machine by 
an alternating Turing machine. Borodin's simulation of space by circuit depth is 
insensitive to whether or not the space bounded machine is deterministic. Hong 
provides avery general framework for understanding the interaction of many aspects 
of computationmparallel vs. sequential, deterministic vs. nondeterministic vs. alter- 
nating--using the concept of reference machines. 
HMMs can be thought of as a collection of multiple-input finite-state ransducers, 
similar to conglomerates [10] or iterative arrays [5], except hat the interconnection 
between units can be rearranged by the units during the course of their computation, 
and new units can be activated as the computation proceeds. The ability of the 
finite-state machines to dynamically reconfigure their interconnection structure 
appears to result in a parallel model more powerful than a conglomerate, but the 
fact that each unit is finite state and is only connected to a fixed number of neighbors 
makes the model weaker than parallel RAM models. HMMs are a parallel analog 
of the sequential storage modification machines of SchSnhage ,[18]. They were 
suggested by Cook [4] (a similar concept appears in [1]) and formally defined in 
[7]. For completeness, in this paper we provide the following informal description 
of their essential features: 
(1) Each piece of equipment (called a unit) is a finite-state transducer, accepting 
k input symbols and computing an output symbol based on its inputs and current 
state. For deterministic HMM's, all active units have the same deterministic ransition 
function. 
(2) The units operate synchronously, and have the ability to adjust the lines on 
which they receive their input symbols in a restricted way. These lines can be thought 
of as 'taps' on the outputs of other units. (We are allowed unbounded fanout, but 
fanin is constant.) In particular, a unit ~ may in one step redirect one of its input 
lines to tap a unit Uj at distance no more than two from it. (That is, Uj must be 
either already tapped by one of Ui's lines or there must be a Ue tapped by U~ and 
one of Ue's lines taps ~.)  
(3) Initially, a single Uo is the only one active. We refer to this unit as the center 
of the HMM. (In addition, a fixed tree structure of nonactive units provides Uo 
with access to the HMMs input.) Uo starts in state qo and its input lines are tapping 
itself (except for one tapping the root of the input tree). At any step of the 
computation, any active unit can activate another unit by specifying that one of its 
taps should be redirected to a new unit, and specifying the initial state and taps of 
the new unit. (The taps of the new unit must be set to units at distance <~ 1 from 
the creator.) 
(4) Input to the HMM is provided by means of a fixed complete binary tree of 
depth [log n] consisting of special units each with three taps {L, 1L P}. The input 
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word w = wlw2.. ,  wn, w, ~ {0, 1}, is stored in the n successive units comprising the 
leftmost leaves of the tree by having each of these units output either zero or one. 
(The remaining leaf units each output the blank symbol, B.) The taps of each leaf 
unit are connected to its left and right neighbors (taps L and R) and to its father 
in the tree (P). A nonleaf unit in the tree has tap P connected to its father and taps 
L and R connected to its left and right sons, respectively. These nonleaf units output 
"L" or "R",  depending on whether they are a left son or a fight son, respectively. 
The root of the tree outputs "T" and has its tap P connected to Uo, which in turn 
has its tap P connected to the root. These input units never make any transitions. 
This somewhat involved input convention was chosen to allow 'random access' to 
the bits of the input, so that sublinear time bounds could be studied. The input 
convention provides no significant advantage over conventional tape input in cases 
where at least linear time and linear hardware are used. 
The HMM accepts its input if U0 ever enters its halting state. An HMM accepts 
in time t a particular input w if Uo enters a halting state before it has made more 
than t transitions. Similarly, an HMM accepts in hardware h a particular input if 
U0 enters a halting state without there ever having been more than h units active 
(not counting the input tree units). An HMM H accepts a set L ~_ {0, 1}* in time 
T(n) (or in hardware H(n)) if, for every we L, ]w] = n, H accepts w in time T(n) 
(respectively, in hardware H(n));  and if w is not a member of L, H does not 
accept w. 
Much of the power of HMM's lies in their ability to efficiently 'grow' and modify 
data structures uch as linked lists and trees. Examples of this can be found in [6]. 
To provide some insight into HMM's computational power, we sketch how, given 
an appropriate representation of an integer d, a complete binary tree of depth d 
can be grown in O(d) steps. Suppose th~tt here is a single active node to begin 
with, which is to be the root of the tree, that it has taps L, R, P, and C, and that it 
has its C tap set to the first unit in a linked list or chain of d units representing the 
depth of the tree to be created. The details of how the chain is organized are omitted, 
except hat we assume that each unit except he last has a tap on the next unit in 
the chain, and that the last unit outputs aspecial symbol so that it can be distinguished 
from other units in the chain. The L, R, P, and C taps will be used for left child, 
right child, parent, and chain, respectively. Assume for induction that the tree has 
grown from the root to some depth 1 <~ k ~< d, that each unit at the bottom frontier 
of the complete tree grown so far has just entered a new state commencing a phase 
in which a new level of the tree is to be added, and that each of these frontier units 
has its C tap on the kth unit from the front of the chain. Each frontier unit checks 
its C pointer, halting if the end of the chain is detected. Otherwise, in constant time 
a new level of the tree can be added by the actions of all the frontier units. Each 
frontier un i t f  installs a new right child by directing its R tap to a new unit, initializing 
the new unit's P tap to f, and its C tap to the next unit in the chain (i.e., the one 
after the unit tapped by f ' s  C pointer). The state of the new unit is specified as a 
state which will cause the new unit to behave like a frontier unit in the next phase. 
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Similarly, a left child is installed, and then the unit f enters a quiescent state, 
completing the phase. 
Simple variations on this scheme would allow construction of trees with 'brother' 
links between consecutive units on the same level, special states or output symbols 
for units on the leftmost or rightmost positions of each level, all created units being 
passed an additional tap on the root of the tree, distinct output symbols for left 
and right children, etc. 
For HMMs two different nondeterministic versions can be naturally defined. In 
the first version, which we call a mono-NHMM, a single processing unit (the center) 
can have a different transition function allowing it to make nondeterministic choices 
(which can be broadcast to other units via their taps). All other units have determinis- 
tic transition functions. As with the single finite state control of a nondeterministic 
vector machine, this restricted form of nondeterminism does not allow significant 
speedup. In fact, for time on this model, nondeterminism does not help by more 
than a constant factor; indeed, even alternation [3] does not help. An alternating 
HMM (mono-AHMM) is like a mono-nondeterministic HMM which has both 
existential and universal states. The machine accepts an input w if the initial 
configuration leads to acceptance, where the set of configurations leading to accept- 
ance on input w is inductively defined as: 
- all final configurations in which the center is in an accepting state, 
-a l l  existential configurations (i.e., configurations in which the center is in an 
existential state) which have at least one immediate successor configuration which 
leads to acceptance, 
-a l l  universal configurations such that all their immediate successors lead to 
acceptance. 
As is usual, a nondeterministic or alternating machine is said to accept an input 
in time t (hardware h) if there is any accepting computation using no more than t 
steps (h units.) We denote by M-TIME(T) the class of sets over alphabet {0, 1} 
accepted by a machine of type M in time bound O(T(n)); thus, mono-NHMM- 
TIuE(T) would denote the class of sets accepted by HMMs with only one nondeter- 
ministic unit in time O(T(n)). 
Theorem 1. For all T(n) ~ D (log n), 
HMM-TIME(T) = mono-NHMM-TIME(T) = mono-AHMM-TIME(T). 
Proof. Let N be a mono-NHMM which accepts a set L in time T(n). We describe 
D, a deterministic HMM to accept L in time O(T(n)). The essential idea is that D 
can create a tree of units representing allpossible length T(n) sequences ofnondeter- 
ministic choices in time O(T(n)). Then, in parallel, separate copies of N can be 
simulated on each possible choice sequence. Finally, D can determine if any of the 
copies has accepted, again in time O(T(n)). Suppose for simplicity that N always 
has exactly two nondeterministic choices of next move at each nonfinal step. (We 
distinguish the two choices by referring to them as choice L or R.) Suppose 
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temporarily that, on a particular input of length n, the value of T = T(n) is represen- 
ted by a linked list of T nodes accessible from the center of D. D first grows a 
complete depth T tree of units rooted at the center, as described above. From each 
leaf there is a path to the root, and this path determines a unique string dld2d3.., dr 
{L, R}* in the natural way. Furthermore, ach leaf unit can recover this string, one 
symbol at a time, by moving a tap up the tree towards the root and observing the 
outputs of the units encountered. So each of the 2 r leaf units enters a simulation 
phase, in which a leaf unit v whose path to the root is dld2d3.., dr behaves like 
the center of N, except hat alternatives for the next move (which would be selected 
nondeterministically b  N) are chosen deterministically b  v using alternative di at 
time/. 
After T steps, v knows whether or not the choice sequence corresponding to his 
string leads to acceptance. In another T steps, the results of all leaves can be 'or'ed 
together, again using the binary tree. If T is not known, trying T = 1, 2, 4 , . . .  will 
result in a total time at most four times the time required with the right value of T. 
(In this case, D would not halt on inputs not in L. As usual, this behavior can be 
eliminated by assuming HMM constructibility of T(n).) 
We now briefly discuss a very similar simulation of an alternating HMM A. We 
can with only constant factor time loss restrict A so that it was only in universal 
configurations at even-numbered steps, and only in existential configurations at 
odd-numbered steps [3]. The simulating machine D proceeds as before by growing 
a tree and performing 2 r individual computations. At the end of this phase, the 
results must be combined using an and-or tree in which leaf nodes have value 1 if 
their simulation led to an accepting final state (and 0 otherwise), nonleaf nodes on 
even-numbered levels compute the and of the values of their children, and nonleaf 
nodes at odd-numbered levels compute the or of their children's values. It is readily 
seen that A accepts in time T iff the root of the and-or tree evaluates to 1. [] 
In the second possible nondeterministic HMM model (which we call multi- 
NHMM), all units make independent ondeterministic ransitions at each step. For 
this model an exponential speedup of sequential time can be obtained. 
Theorem 2. For all c> 0 and all T(n) ~ D(log n), 
[..J N-TIME(c r) = multi-NHMM-TIME(T). 
C 
Proof. The basic idea in proving the inclusion of the first class in the second is to 
use distributed nondeterminism to guess the bits representing an accepting computa- 
tion, as in [9, 19]. Let N be a one-tape nondeterministic TM accepting a language 
L in time T(n). For an input we L of length n there is a string x of length T 2 where 
T is a power of 2 satisfying T(n)<~ T<~ 2T(n), such that x effectively represents an 
encoding of an accepting computation of N on w as T consecutive configurations, 
each configuration consisting of T symbols encoding tape contents, head position, 
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and state. (For a detailed example, see [12].) A composite symbol is used to encode 
the state and tape symbol at the position of the head--at other positions, just the 
tape symbol itself is used. The multi-NHMM H proceeds by growing a complete 
binary tree with T 2 leaves and then simultaneously guessing all the symbols of x. 
(This is the step that is not possible for a mono-NHMM.) Finally, a verification 
phase ensures that x really does represent an accepting computation. 
In more detail, initially a complete binary tree of units of depth log T is created 
as described earlier, after guessing log T. Once the tree has been formed, each of 
the leaf units (which we will refer to as configuration units) grows another tree of 
depth log T, with itself as the root. We refer to the leaf units of these trees as symbol 
units. Next, each symbol unit nondeterministically and independently guesses a 
symbol of x. Finally, to verify that the guessed string represents an accepting 
computation, it suffices to check that x has the following three properties: 
- x is indeed a sequence of T configurations, each of which can follow from the 
previous one by a legal move of N, 
- the first configuration represents he initial configuration of N on w, 
- the last configuration represents he accepting configuration (we may assume N 
accepts in a unique configuration). 
Verification of the first property is done by simultaneous local checks. Each 
symbol unit s checks that a, the symbol it has guessed, is consistent with the symbols 
guessed for the previous configuration. To do so, it only needs to know the transition 
function of N (which can be stored in its finite state control),/3, the symbol guessed 
at the corresponding position of the preceding configuration, and the two symbols 
adjacent to/3. To obtain ]3, s must be able to get a tap on t, the symbol unit in the 
corresponding position of the configuration unit preceding its own configuration, s 
can follow parent pointers in the tree back to find its own configuration node, and 
can follow a brother pointer to get to t's configuration node. s finds t by following 
the same path (in reverse) back clown from t's configuration ode that it took up 
to reach its configuration ode. A single unit cannot remember a path of length 
log T in its finite-state control, so instead screates a'linked list' of units remembering 
the sequence of Ls and Rs encountered as it moves its tap up the tree. As each 
parent ap is followed, a new unit is added to the list, and its state is set to record 
whether the node just encountered was a left or a right child. After s reaches its 
configuration node and then taps its brother, it can traverse the list in reverse order, 
using the symbols encountered as a guide in moving another tap back down the 
tree. The remaining checks are equally simple to perform, and are omitted. 
The converse simulation ofa multi-NHMM running in time T by a nondeterminis- 
tic Turing machine M in time c r is straightforward, using the fact that in time T 
at most 2 r units can become active. (The number of active units at most doubles 
at each step.) The details are omitted. [] 
It is possible to consider multiple alternating HMMs in which all the units make 
independent alternations. Hong [11] has shown that adding alternation to parallel 
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machines in this way provides an exponential speedup over sequential alternating 
time, and thus over sequential space. 
Theorems 1 and 2, along with the papers mentioned at the start of this article, 
support he idea that it is the amount of nondeterminism present which determines 
whether or not a full exponential speedup of nondeterministic sequential time can 
be obtained on a nondeterministic machine. It may be noted, however, that even 
exponentially many independently nondeterministic processors may not suffice to 
obtain such a speedup if the machine's communication is too restricted to allow 
guessed bits to be communicated among the processors efficiently. An example of 
such a machine was studied by Savitch and Stimson [20]. They referred to their 
model as the PRAM, and we shall refer to it as the recursive PRAM to distinguish 
it from the PRAM of [9]. A recursive PRAM is a sequential random access machine 
with standard RAM instructions (such as add, subtract, equality, and zero tests) 
enhanced with the ability to invoke some constant number of recursive copies (called 
offspring) of itself. An offspring and its parent compute in parallel (and the offspring 
can recursively invoke offspring of its own), but unlike the other parallel RAM 
models we have discussed, there is no communication between a parent and an 
offspring until the offspring returns. At this point, the offspring copies a word of 
its storage into a designated channel register of its parent and ceases to be active. 
(As noted in [19], this restrictive tree-like communication structure with no global 
memory seems to make the model similar in spirit to alternating Tufing machines.) 
The instructions of the PRAM are such that, after T steps, the largest value in any 
register is O(2r). Thus, even though a processor can have ~(2 r) descendants in T 
steps, it can obtain only O(T) bits of information from them when its offspring 
return. For this model, it is shown in [20] that a deterministic recursive PRAM can 
simulate a nondeterministic recursive PRAM with only polynomial time loss, even 
if offspring are allowed to make independent ondeterministic choices. However, 
if the instruction set of the recursive PRAM is extended so that shifts of T bits" can 
be performed in constant time, then fJ(2 r) bits could be returned from an offspring. 
For this model (Savitch's LPRAM), the exponential speedup referred to in our 
Theorem 2 is shown in [19]. 
It should be noted that while exponential speedups uch as that of Theorem 2 
seem very appealing, for the case of (apparently more buildable) deterministic 
parallel machines, the best speedup known of a sequential machine by a parallel 
one is the square factor speedup of [8]. Of course, the exponential speedup on 
nondeterministic machines i  obtained by employing both nondeterminism and an 
exponential number of processing units and thus is only of theoretical interest. This 
observation motivates considering not just the parallel resource time, but also 
hardware. 
The class NC, defined by Pippenger [14], is a class which is intended to include 
sets which can be recognized very quickly on parallel machines (i.e., in time 
polynomial in log n), using a feasible amount of hardware (i.e., polynomial in n). 
A dual class, called SC, has been defined in [4]. Here, we will define possible 
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nondeterministic versions of NC and SC and show that NNC = NP. The definitions 
of NC and SC given below have been proved equivalent to the original definitions 
of Cook and Pippenger (see [7, 11]). 
Definitions 
NC = [_J HMM-HARDWARE, TIME(n c, (log n) c), 
c 
SC = LJ HMM-HARDWARE, TIME((Iog n) *, nO), 
C 
NNC = [.3 multi-NHMM-HARDWARE, TIME(n c, (log n)C), 
C 
NSC = U muIti-NHMM-HARDWARE, TIME((1og n) ~, nO). 
¢ 
These are not the only possible approaches to defining NNC and NSC. They 
could alternatively be characterized in terms of sequential machines as in the original 
definitions of NC and SC. For example, NSC could be defined in terms of nondeter- 
ministic multi-tape Turing machines with poly-log worktape bound and polynomial 
time bound. It can easily be shown that these alternative formulations are equivalent 
to the ones given here. 
Theorem 3. NNC = NP. 
Proof. It follows from Theorem 2 that NP_Gmulti-NHMM-TIME(Iogn), and 
because the number of active units can at most double in each step of an HMM's 
computation, this second class is included in NNC. The reverse inclusion follows 
from the corresponding part of Theorem 2. [] 
Although for NSC using either nondeterministic model in the definition leads to 
the same class, Theorem 3 seems to require the use of multi-NHMMs rather than 
mono-NHMMs to define NNC. Part of the motivation for this choice is that the 
same theorem NNC = NP would result from defining NNC in terms of nondeter- 
ministic multi-tape Turing machines running in polynomial time and polynomial 
in log N reversals, in analogy to Pippenger's original deterministic definition of 
NC. The class mono-NNC could be defined as 
[..J mono-NHMM-HARDWARE, TIME(n c, (log n)C), 
C 
and this class appears to fall properly between NP and NC. 
We note that because 
NP c_ [..J multi-NHMM-HARDWARE, TIME(n c, log n), 
c 
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and 
multi-NHMM-HARDWARE, TIME(n ~, n c) c_ NP, 
we have an example where an exponential increase in time while holding the 
hardware at polynomial does not enlarge the class of sets which can be recognized. 
The complexity of NSC in terms of traditional complexity classes is open. It is a 
subset of NP, and also a subset of I,_J c DSPACE((1og n)c). (Equality of NSC and NP 
would imply that NP c_ ~_J~ DSPAeE((1og n)C).) Examples of sets in NSC which may 
not be in P are the bandwidth restricted graph problems tudied by Sudborough 
[21] and the finite group isomorphism problem mentioned in [13]. It follows from 
[17] that NSC includes LOGCFL [21], the set of languages log-space reducible to 
context-free languages, providing an interesting example of a set in NC which may 
be in NSC-  SC. Thus, while it seems likely that NC and SC are incomparable, for 
the nondeterministic versions it appears that NSC is most likely a proper subset of 
NNC = NP. 
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